

IN THE CLAIMS

Please amend the claims as follows.

1. (Currently Amended) Control circuitry for adjusting a power supply level ~~, VDD,~~ of a digital processing component having varying operating frequencies, said control circuitry comprising:

[[N]] a plurality of delay cells coupled in series, each of said [[N]] plurality of delay cells having a delay [[D]] ~~determined by~~ based on a value of [[VDD]] the power supply level, such that a clock edge applied to an input of ~~a first one of the~~ delay cells ripples sequentially through said [[N]] plurality of delay cells; and

power supply adjustment circuitry capable of adjusting [[VDD]] the power supply level, said power supply adjustment circuitry operable to (i) monitor outputs of at least a [[K]] first delay cell and a [[K+1]] second delay cell immediately following the first delay cell, (ii) determine that said clock edge has reached an output of said [[K]] first delay cell and has not reached an output of said [[K+1]] second delay cell, and (iii) generate a control signal capable of adjusting [[VDD]] the power supply level based on the determination.

2. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 1 wherein said power supply adjustment circuitry determines that said clock edge has reached said [[K]] first delay cell output and has not reached said [[K+1]] second delay cell output when a next sequential clock edge is applied to said ~~first~~ delay cell input.

3. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 2 wherein a total delay from said ~~first~~ delay cell input to said $[[K]]$ first delay cell output is greater than a maximum delay of said digital processing component scaled by a constant factor.

4. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 2 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level if said clock edge has not reached said $[[K]]$ first delay cell output.

5. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 2 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level if said clock edge has reached said $[[K+1]]$ second delay cell output.

6. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 2 wherein said power supply adjustment circuitry is further operable to monitor outputs of at least a $[[K-1]]$ third delay cell immediately preceding the first delay cell, said $[[K]]$ first delay cell, said $[[K+1]]$ second delay cell, and a $[[K+2]]$ fourth delay cell immediately following the second delay cell.

7. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 6 wherein said power supply adjustment circuitry is further operable to determine that said clock edge has reached an output of said $[[K-1]]$ third delay cell and said $[[K]]$ first delay cell output and has not reached said $[[K+1]]$ second delay cell output.

8. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 7 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level in relatively large incremental steps if said clock edge has not reached said $[[K-1]]$ third delay cell output.

9. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 8 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level in relatively small incremental steps if said clock edge has reached said $[[K-1]]$ third delay cell output but has not reached said $[[K]]$ first delay cell output.

10. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 7 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level in relatively large incremental steps if said clock edge has reached said $[[K+1]]$ second delay cell output and said $[[K+2]]$ fourth delay cell output.

11. (Currently Amended) The control circuitry for adjusting a power supply level as set forth in Claim 10 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level in relatively small incremental steps if said clock edge has reached said $[[K+1]]$ second delay cell output but has not reached said $[[K+2]]$ fourth delay cell output.

12. (Currently Amended) A method of operating control circuitry for adjusting a power supply level ~~$[[VDD]]$~~ , of a digital processing component having varying operating frequencies, said method of operating said control circuitry comprising the steps of:

applying a clock edge to an input of ~~a first~~ one of $[[N]]$ a plurality of delay cells coupled in series, each of said $[[N]]$ plurality of delay cells having a delay $[[D]]$ ~~determined by~~ based on a value of $[[VDD]]$ the power supply level, said applied clock edge rippling sequentially through said $[[N]]$ plurality of delay cells;

monitoring outputs of at least a $[[K]]$ first delay cell and a $[[K+1]]$ second delay cell immediately following the first delay cell;

determining that said clock edge has reached an output of said $[[K]]$ first delay cell and has not reached an output of said $[[K+1]]$ second delay cell; and

generating a control signal capable of adjusting $[[VDD]]$ the power supply level based on the determination.

13. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~,VDD,~~ as set forth in Claim 12 further comprising the step of determining that said clock edge has reached said $[[K]]$ first delay cell output and has not reached said $[[K+1]]$ second delay cell output when a next sequential clock edge is applied to said ~~first~~ delay cell input.

14. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~,VDD,~~ as set forth in Claim 13 wherein a total delay from said ~~first~~ delay cell input to said $[[K]]$ first delay cell output is greater than a maximum delay of said digital processing component scaled by a constant factor.

15. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~,VDD,~~ as set forth in Claim 13 further comprising the step of increasing $[[VDD]]$ the power supply level if said clock edge has not reached said $[[K]]$ first delay cell output.

16. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~,VDD,~~ as set forth in Claim 13 further comprising the step of decreasing $[[VDD]]$ the power supply level if said clock edge has reached said $[[K+1]]$ second delay cell output.

17. (Currently Amended) The method of operating control circuitry for adjusting a power supply level, ~~VDD~~, as set forth in Claim 13 further comprising the step of monitoring outputs of at least a $[[K-1]]$ third delay cell immediately preceding the first delay cell, said $[[K]]$ first delay cell, said $[[K+1]]$ second delay cell, and a $[[K+2]]$ fourth delay cell immediately following the second delay cell.

18. (Currently Amended) The method of operating control circuitry for adjusting a power supply level, ~~VDD~~, as set forth in Claim 17 further comprising the step of determining that said clock edge has reached an output of said $[[K-1]]$ third delay cell and said $[[K]]$ first delay cell output and has not reached said $[[K+1]]$ second delay cell output.

19. (Currently Amended) The method of operating control circuitry for adjusting a power supply level, ~~VDD~~, as set forth in Claim 18 further comprising the step of increasing $[[VDD]]$ the power supply level in relatively large incremental steps if said clock edge has not reached said $[[K-1]]$ third delay cell output.

20. (Currently Amended) The method of operating control circuitry for adjusting a power supply level, ~~VDD~~, as set forth in Claim 19 further comprising the step of increasing $[[VDD]]$ the power supply level in relatively small incremental steps if said clock edge has reached said $[[K-1]]$ third delay cell output but has not reached said $[[K]]$ first delay cell output.

21. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~;~~~~VDD~~, as set forth in Claim 18 further comprising the step of decreasing ~~[[VDD]]~~ the power supply level in relatively large incremental steps if said clock edge has reached said ~~[[K+1]]~~ second delay cell output and said ~~[[K+2]]~~ fourth delay cell output.

22. (Currently Amended) The method of operating control circuitry for adjusting a power supply level ~~;~~~~VDD~~, as set forth in Claim 21 further comprising the step of decreasing ~~[[VDD]]~~ the power supply level in relatively small incremental steps if said clock edge has reached said ~~[[K+1]]~~ second delay cell output but has not reached said ~~[[K+2]]~~ fourth delay cell output.

23. (Currently Amended) A digital circuit comprising:

a digital processing component capable of operating at different clock frequencies;

an adjustable clock source capable of supplying variable clock frequencies to said digital processing component;

an adjustable power supply capable of supplying a variable power supply level, ~~VDD~~, to said digital processing component; and

control circuitry for adjusting $[[VDD]]$ the power supply level comprising:

$[[N]]$ a plurality of delay cells coupled in series, each of said $[[N]]$ plurality of delay cells having a delay $[[D]]$ ~~determined by~~ based on a value of $[[VDD]]$ the power supply level, such that a clock edge applied to an input of a first delay cell ripples sequentially through said $[[N]]$ plurality of delay cells; and

power supply adjustment circuitry capable of adjusting $[[VDD]]$ the power supply level, said power supply adjustment circuitry operable to (i) monitor outputs of at least a $[[K]]$ first delay cell and a $[[K+1]]$ second delay cell immediately following the first delay cell, (ii) determine that said clock edge has reached an output of said $[[K]]$ first delay cell and has not reached an output of said $[[K+1]]$ second delay cell, and (iii) generate a control signal capable of adjusting $[[VDD]]$ the power supply level based on the determination.

24. (Currently Amended) The digital circuit as set forth in Claim 23 wherein said power supply adjustment circuitry determines that said clock edge has reached said $[[K]]$ first delay cell output and has not reached said $[[K+1]]$ second delay cell output when a next sequential clock edge is applied to said ~~first~~ delay cell input.

25. (Currently Amended) The digital circuit as set forth in Claim 24 wherein a total delay from said ~~first~~ delay cell input to said $[[K]]$ first delay cell output is greater than a maximum delay of said digital processing component.

26. (Currently Amended) The digital circuit as set forth in Claim 24 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level if said clock edge has not reached said $[[K]]$ first delay cell output.

27. (Currently Amended) The digital circuit as set forth in Claim 24 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level if said clock edge has reached said $[[K+1]]$ second delay cell output.

28. (Currently Amended) The digital circuit as set forth in Claim 24 wherein said power supply adjustment circuitry is further operable to monitor outputs of at least a $[[K-1]]$ third delay cell immediately preceding the first delay cell, said $[[K]]$ first delay cell, said $[[K+1]]$ second delay cell, and a $[[K+2]]$ fourth delay cell immediately following the second delay cell.

29. (Currently Amended) The digital circuit as set forth in Claim 28 wherein said power supply adjustment circuitry is further operable to determine that said clock edge has reached an output of said $[[K-1]]$ third delay cell and said $[[K]]$ first delay cell output and has not reached said $[[K+1]]$ second delay cell output.

30. (Currently Amended) The digital circuit as set forth in Claim 29 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level in relatively large incremental steps if said clock edge has not reached said $[[K-1]]$ third delay cell output.

31. (Currently Amended) The digital circuit as set forth in Claim 30 wherein said power supply adjustment circuitry increases $[[VDD]]$ the power supply level in relatively small incremental steps if said clock edge has reached said $[[K-1]]$ third delay cell output but has not reached said $[[K]]$ first delay cell output.

32. (Currently Amended) The digital circuit as set forth in Claim 29 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level in relatively large incremental steps if said clock edge has reached said $[[K+1]]$ second delay cell output and said $[[K+2]]$ fourth delay cell output.

33. (Currently Amended) The digital circuit as set forth in Claim 32 wherein said power supply adjustment circuitry decreases $[[VDD]]$ the power supply level in relatively small incremental steps if said clock edge has reached said $[[K+1]]$ second delay cell output but has not reached said $[[K+2]]$ fourth delay cell output.